

FIG. 1  
(PRIOR ART)




FIG. 2




FIG. 3




FIG. 4

Applicant(s): Nafea Bishara

ALIGNING IP PAYLOADS ON MEMORY BOUNDARIES FOR  
IMPROVED PERFORMANCE AT A SWITCH

505

DMY	ETH DEST (MAC DA)	ETH SRC (MAC SA)	ETH TYPE	IP HDR-A	IP DEST	IP SRC	TCP	ETH CRC
2	6	6	2	12	4	4		4

FIG. 5




FIG. 6




FIG. 7